[n this paper, the widely adopted "hole in the inversion layer" (HIL) model for predicting the amplitude of random telegraph noise (RTN) in nanoscale MOSFETs, is theoretically revisited with focusing on its scaling limit and validation range. It is found that this simple physical model fail to apply on ultra-scaled devices with L<20nm and/or W<lOnm, due to the non-negligible impact from source/drain and the failure of assumed equivalence to resistor network in ultra-scaled devices.
Introduction
The random telegraph noise (RTN) in nanoscale MOS devices and circuits is one of the critical reliability concerns for 16/14nm node and beyond. Its amplitude increases rapidly with device scaling and is therefore arousing more and more attention nowadays. As CMOS technology will continue to scale down beyond 10nm node in the near future, the device size might be comparable or even smaller than the "hole" size.
Therefore, the applicability of this model for ultra-scaled devices should be carefully examined. [n this paper, the RTN amplitudes in nanoscale MOSFETs are investigated with 3D 'atomistic' device simulations. The scaling limit of the H[L model and the underlying physics are discussed in great detail. Then the RTN amplitude (LHd/Id) can be gained by solving an equivalent resistor network [4, 5, [9] [10] [11] [12] :
where r represents the radius of the "hole", L represents channel length and W represents channel width.
Simulation results and analysis
The GSS 3D 'atomistic' TCAD simulator GARAND is applied here with careful calibrations [19] . Based on the value of i1ld/ld, one can obtain the "hole" For devices whose width is less than 2r (r=5.2nm in large devices), the HIL model suggests a 100% RTN amplitude, which disagrees with simulation results, as shown in Fig. 5 .
Limiting factors in HIL model
A. Impact of source/drain on "hole" size It is believed that in sub-threshold region the electron density is very low, the trapped charge is electrostatic interacted or screened mainly by the gate and the Si body, thus will show little dependence on channel length. It is true in long devices, as shown in Fig. 4 , which is consistent with [14] .
However, in very short devices, the impact of the heavily doped source/drain cannot be neglected as was done in long devices. The high density of electrons in source/drain region in vicinity will have apparent impact on the electrostatics and thus affect the "hole" size. As shown in Fig. 6 , the normalized electron density degradation is almost the same in longer devices with L:?:25nm. However, in the device with L= I Onm, the trapped charge impact on channel electron density is weaker, due to non-negligible impact from source/drain. Therefore, we cannot use a universally defined "hole" radius (from long devices) in the HIL model. Otherwise, the RTN amplitude would be largely overestimated in ultra-scaled devices. around the trap location in devices at Vg=O.IV.
B. Failure of the equivalence to resistor network
Another important issue is that, HIL model obtains the RTN amplitude by solving the equivalent network. In fact, a long channel can be divided into three parts:
undisturbed region near the source, disturbed region around the trap and undisturbed region near the drain.
In the undisturbed the current transmits along the channel, which can be solved by the equivalent resistor network; while in the disturbed region, the current has component in the width direction which can hardly be expressed by the resistor network. What one can do is to equal the conductivity of the whole disturbed region to a resistive network with a cored out hole, as shown in Fig. 7 . 
Practical scaling limit of HIL model
As mentioned above, the channel size should be large enough to: (1) neglect the impact of source/drain (2) cover the entire disturbed region. Thus, one can estimate the practical scaling limit of channel length considering the second criterion, shown in Fig. 9 . The channel should be longer than about 20nm below threshold and about 18nm in strong inversion for planar devices. In addition, the second criterion also sets a limit on width direction for a planar device. From Fig. 9 , it could be W> I Onm below threshold and W>6nm in strong inversion, which is also consistent with Fig. 5 .
Summary
Based on 3D 'atomistic' device simulations, RTN amplitudes in devices of different sizes is extracted.
Then the widely used "hole in the inversion layer" model for predicting RTN amplitudes is examined. It is found there is a scaling limit of this simple physical HIL model, beyond which the hole radius can no longer be defmed the same way as the model does in large devices.
Otherwise, the RTN amplitude would be overestimated.
Practical validation range for HIL model is for devices with L>20nm and W> 10nm, due to the non-negligible impact from source/drain and the failure of assumed equivalence to resistor network in ultra-scaled devices.
